


STW20NK50Z

N-CHANNEL 500V - 0.23Ω - 17A TO-247 Zener-Protected SuperMESH™Power MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D	Pw
STW20NK50Z	500 V	< 0.27 Ω	17 A	190 W

- TYPICAL $R_{DS}(on) = 0.23 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY




DESCRIPTION

The SuperMESH™ series is obtained through an extreme optimization of ST's well established stripbased PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR OFF-LINE POWER SUPPLIES, ADAPTORS AND PFC



ORDERING INFORMATION

SALES TYPE	MARKING	PACKAGE	PACKAGING
STW20NK50Z	W20NK50Z	TO-247	TUBE

October 2002 1/9

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	500	V
V _{DGR}	Drain-gate Voltage (R _{GS} = 20 kΩ)	500	V
V _{GS}	Gate- source Voltage	± 30	V
I _D	Drain Current (continuous) at T _C = 25°C	17	Α
I _D	Drain Current (continuous) at T _C = 100°C	10.71	Α
I _{DM} (•)	Drain Current (pulsed)	68	Α
P _{TOT}	Total Dissipation at T _C = 25°C	190	W
	Derating Factor	1.51	W/°C
V _{ESD(G-S)}	Gate source ESD(HBM-C=100 pF, R=1.5 KΩ)	6000	V
dv/dt (1)	Peak Diode Recovery voltage slope	4.5	V/ns
T _j T _{stg}	Operating Junction Temperature Storage Temperature	-55 to 150 -55 to 150	°C

^(•) Pulse width limited by safe operating area

THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	0.66	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	62.5	°C/W
T_I	Maximum Lead Temperature For Soldering Purpose	300	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max)	17	Α
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	850	mJ

GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-Source Breakdown Voltage	Igs=± 1mA (Open Drain)	30			V

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

⁽¹⁾ $I_{SD} \le 17A$, di/dt $\le 200 \text{ Å/}\mu\text{s}$, $V_{DD} \le V_{(BR)DSS}$, $T_i \le T_{JMAX}$.

^(*) Limited only by maximum temperature allowed

ELECTRICAL CHARACTERISTICS ($T_{CASE} = 25^{\circ}C$ UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	500			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating V _{DS} = Max Rating, T _C = 125 °C			1 50	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20 V			±10	μA
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 8.5 A		0.23	0.27	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 15 V _, I _D = 8.5 A		13		S
C _{iss} Input Capacitance C _{oss} Output Capacitance C _{rss} Reverse Transfer Capacitance		V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		2600 328 72		pF pF pF
Coss eq. (3)	Equivalent Output Capacitance	V _{GS} = 0V, V _{DS} = 0V to 640V		187		pF

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time	V_{DD} = 250 V, I_D = 8.5 A R_G = 4.7 Ω , V_{GS} = 10 V (Resistive Load see, Figure 3)		28 20		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 400 \text{ V}, I_D = 17 \text{ A},$ $V_{GS} = 10 \text{ V}$		85 15.5 42		nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)} t _f	Turn-off Delay Time Fall Time	V_{DD} = 250 V, I_D = 8.5 A R _G = 4.7 Ω , V _{GS} = 10 V (Resistive Load see, Figure 3)		70 15		ns ns
$t_{r(Voff)} \ t_{f} \ t_{c}$	Off-voltage Rise Time Fall Time Cross-over Time	$V_{DD} = 400 \text{ V}, I_D = 17 \text{ A},$ $R_G = 4.7\Omega, V_{GS} = 10V$ (Inductive Load see, Figure 5)		16 15 30		ns ns ns


SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (2)	Source-drain Current Source-drain Current (pulsed)				17 68	A A
V _{SD} (1)	Forward On Voltage	I _{SD} = 17 A, V _{GS} = 0			1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I_{SD} = 17 A, di/dt = 100 A/µs V_R = 100 V, T_j = 150°C (see test circuit, Figure 5)		355 5.72 26		ns μC A


47/.

Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
 2. Pulse width limited by safe operating area.
 3. C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.


Safe Operating Area For TO-247




Output Characteristics




Transconductance




Thermal Impedance For TO-247




Transfer Characteristics




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Normalized Gate Threshold Voltage vs Temp.




Source-drain Diode Forward Characteristics




Capacitance Variations



Normalized On Resistance vs Temperature




Normalized BVDSS vs Temperature



477°

Maximum Avalanche Energy vs Temperature



7/9

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



₹7/.

TO-247 MECHANICAL DATA

DIM		mm.			inch	
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α	4.85		5.15	0.19		0.20
D	2.20		2.60	0.08		0.10
Е	0.40		0.80	0.015		0.03
F	1		1.40	0.04		0.05
F1		3			0.11	
F2		2			0.07	
F3	2		2.40	0.07		0.09
F4	3		3.40	0.11		0.13
G		10.90			0.43	
Н	15.45		15.75	0.60		0.62
L	19.85		20.15	0.78		0.79
L1	3.70		4.30	0.14		0.17
L2		18.50			0.72	
L3	14.20		14.80	0.56		0.58
L4		34.60			1.36	
L5		5.50			0.21	
М	2		3	0.07		0.11
V		5°			5°	
V2		60°			60°	
Dia	3.55		3.65	0.14		0.143



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com